

INTEGRATED CONTINUOUS-TIME

FILTERS


John M. Khoury

**Lucent Technologies
khoury@lucent.com
610-712-2640**


OVERVIEW

- Overview of applications for continuous-time filters
- State-variable synthesis techniques
- Gm-C, GM-OTA-C & MOSFET-C Filters
- Highly linear continuous-time filters
- Noise and dynamic range
- On-chip tuning techniques
- Conclusions

GENERAL USES OF CONTINUOUS-TIME FILTERS




USE OF CONTINUOUS-TIME FILTER FOR ANTIALIASING/SMOOTHING




F_C : baseband upper frequency limit

F_S : sampling frequency

(a) If $F_C \ll F_S/2$:




(b) If F_C is close to $F_S/2$:



Since $H(f)$ is critical for filter cutoff frequencies and is near $f_s/2$, the continuous-time filter must be well controlled to prevent changes to the passband. Since must control continuous-time filter well, maybe make the entire system continuous-time.


COMPARISON OF ANALOG AND DIGITAL FILTERS



Issues NOT included in the above comparison

- Advantage of programmability in digital filters
- No manufacturing tolerance of digital filter frequency response
- Overhead of the A/D, D/A, antialiasing and smoothing filter

CONTINUOUS-TIME AND SAMPLED-DATA FILTERS



- performance of the two is comparable
- switched-capacitor filters do not require a tuning circuit
- continuous-time filters do not suffer from high frequency noise aliasing
- linearity of switched-capacitor circuits generally superior
- most low frequency filters are switched-capacitor in the industry
- Over 10 MHz passbands, continuous-time filter is only choice
- switched capacitors suffer from incomplete settling, switch charge injection, noise aliasing
- continuous-time filters often suffer from tuning circuit feedthrough

ROUGH ATTRIBUTES OF INTEGRATED CONTINUOUS-TIME FILTERS

- successful for high frequency (up to 100 MHz)
- achieve moderate linearity (e.g. 40-60 dB)
- achieve dynamic range in 60-80 dB range
- frequency response accuracy better than $\pm 5\%$ with good design
- not presently viable for high-Q, high frequency, high dynamic range applications (eg. A bandpass filter with: $Q=100$, 10.7 MHz, 100 dB dynamic range)

STATE-VARIABLE FILTERS


Necessary Building Blocks

- integrators
- weighted summers

Common Structures

- Cascade of biquads
- Signal flow graph techniques
 - simulation of LC ladder equations (leapfrog filter)

INTEGRATOR IMPLEMENTATION WITH VARIOUS APPROACHES



For All Integrators

$$\frac{V_o}{V_{in}} = \frac{-\omega_o}{s}$$

$$\omega_o = \frac{G_m}{C} \text{ for Gm-C and Gm-OTA-C integrators.}$$

$$\omega_o = \frac{1}{RC} \text{ for the RC integrator}$$

STATE VARIABLE SYNTHESIS TECHNIQUES



Biquadratic Implementations - The Two Integrator Loop

Second-Order Bandpass Response


$$V_{obp}(s) = \frac{K\omega_o s}{s^2 + \frac{\omega_o}{Q}s + \omega_o^2} V_{in}(s)$$

Second-Order Lowpass Response

$$V_{olp}(s) = \frac{K\omega_o^2}{s^2 + \frac{\omega_o}{Q}s + \omega_o^2} V_{in}(s)$$



Equivalent Signal Flow Graph



Generalized Biquadratic Transfer Function

$$V_o(s) = \frac{s^2 + \frac{\omega_{oz}}{Q_z}s + \omega_{oz}^2}{s^2 + \frac{\omega_{op}}{Q_p}s + \omega_{op}^2} V_{in}(s)$$

Zero placement in the generalized biquad can be achieved by (i) creating an output signal that is the weighted sum of the two integrator outputs, as well as the input, V_{in} or (ii) by summing weighted values of the input, V_{in} , into both integrators.

ACTIVE LC LADDER SIMULATION

Why LC Ladder Simulation ?


- Wealth of design knowledge exists for passive ladders
- Passband sensitivity is ZERO to component variations (for maximum power transfer design – equal terminations)
- Most cases, lower sensitivity ==> lower noise structure

Methods of Ladder Simulation

- operational simulation (e.g. leapfrog filters)
- component by component simulation

OPERATIONAL SIMULATION OF LC LADDER

Goal: Find an active circuit that will simulate every branch voltage and branch current equation of the following passive LC ladder:



Step 1: Write all Branch Equations

$$I_A = \frac{V_A}{R_A}, \quad V_1 = \frac{I_1}{sC_1}, \quad I_2 = \frac{V_2}{sL_2}, \quad V_3 = \frac{I_3}{sC_3}, \quad I_O = \frac{V_O}{R_L}$$

$$V_A = V_{in} - V_1 \quad V_2 = V_1 - V_3, \quad V_O = V_3 \quad I_1 = I_A - I_2$$

$$I_3 = I_2 - I_O$$

Step 2: Scale all Currents by r


All currents are scaled by an arbitrary resistance (e.g. $r = 1\Omega$) so that the input/output relations of the integrators are dimensionless.

$$rI_A = \frac{rV_A}{R_A}, \quad V_1 = \frac{rI_1}{srC_1}, \quad rI_2 = \frac{V_2}{sL_2/r}, \quad V_3 = \frac{rI_3}{srC_3}$$


$$rI_O = \frac{rV_O}{R_L} \quad V_A = V_{in} - V_1 \quad V_2 = V_1 - V_3, \quad V_O = V_3$$

$$rI_1 = rI_A - rI_2 \quad rI_3 = rI_2 - rI_O$$


Resulting Active Filter




Signal Flow Graph Format



Circuit Block Diagram




Modified Circuit Diagram



Final Block Diagram

TRANSCONDUCTOR-C FILTERS



$$H(s) = \frac{G_m}{sC} = \frac{\omega_o}{s}$$


Ideal Integrator

- infinite gain at DC
- unity gain at ω_o
- phase shift of $-\pi/2$ radians for all frequencies

CHARACTERISTICS OF A GOOD TRANSCONDUCTOR


- high input impedance
- high output impedance
- large signal handling capability at the input and output terminals (with low distortion)
- high DC gain
- wide bandwidth
- well defined and tunable $V \rightarrow I$ mechanism

IMPLEMENTATION OF A STATE-VARIABLE BIQUAD



- signal summation achieved by paralleling transconductor outputs
- Damping provided by an equivalent resistance of value Q/G_m .


TRANSCONDUCTOR DESIGN APPROACHES




Two Primary Design Issues

- $V \rightarrow I$ conversion
- Obtaining high output conductance

SUMMARY OF TRANSCONDUCTOR BUILDING BLOCKS



TRANSCONDUCTOR-C INTEGRATOR PHASE ERRORS




$$H_a(s) = \frac{G_{mo}(1 + s/\omega_z)}{(1 + s/\omega_p)} \frac{r_{out}}{1 + sr_{out}(C + c_{out} + c_{in})}$$

$$\phi_{I-error} \approx \pi/2 + (\omega/\omega_z) - (\omega/\omega_p) - \arctan[A_o(\omega/\omega_{oz})]$$

- 20 MHz $G_m - C$ Bessel filter
- $C = 1pF, G_{mo} = 125.7 \mu S$
- $r_{out} \approx 1M\Omega$
- $\implies A_o = 126$ (low DC gain introduces phase lead at low freq)
- transconductor parasitic pole at 300 MHz (no zero)
- phase error at 20 MHz: -3.4°
- modest phase lead can be added with resistor in series with load capacitor to create a high frequency zero
- high Q requires phase control servo loop

A HIGHLY LINEAR BICMOS GM-OTA-C INTEGRATOR



- basic transconductance set by resistance, R
- negative feedback used to reduce source follower impedance (M5, M8)
- feedback loop: M5, Q1, Q3 and Q7
- feedback loop: M8, Q2, Q6 and Q8
- Gm output mirrored from Q3,Q6 to Q4, Q5.
- tuning circuit does not impact signal swing
- OTA increases gain, splits poles and prevents loading


MOSFET-C FILTERS

Basic Concept

- similar to Gm-OTA-C Implementation
- except replace Gm with a passive element (e.g. resistor) as opposed to one that dissipates power
- instead of using resistors, use MOSFETs in triode region
- fully balanced design will eliminate even-order nonlinearities
- depending on application and load driving needs, may require an OPAMP or an OTA

NONLINEARITY CANCELLATION IN BALANCED MOSFETS

Consider two matched MOSFETS




$$(1) I = G(V_C)(V_x - V_y) + a_2[(+V_x)^2 - V_y^2]$$

$$(2) I' = G(V_C)(-V_x - V_y) + a_2[(-V_x)^2 - V_y^2]$$

$$(1) - (2) \quad I - I' = 2G(V_C)V_x$$


$$G(V_C) = \frac{W}{L} \mu C'_{ox} (V_C - V_T)$$

Compare with two Linear Resistors



$$I_G - I'_G = 2GV_x$$

The Fully Balanced MOSFET-C Integrator




$$(1) V_o(t) = V_y(t) - \frac{1}{C} \int_{-\infty}^t I(\tau) d\tau$$

$$(2) -V_o(t) = -V_y(t) - \frac{1}{C} \int_{-\infty}^t I'(\tau) d\tau$$

$$(1) - (2) \quad V_o(t) - -V_o(t) = \frac{-1}{C} \int_{-\infty}^t [I(\tau) - I'(\tau)] d\tau$$


$$V_o(t) = \frac{-1}{RC} \int_{-\infty}^t V_x(\tau) d\tau$$

Consider a Fully Balanced RC Integrator




The input/output relationship is identical to the MOSFET-C integrator; however, internally the circuits differ. The RC integrator is linear so the virtual ground inputs of the opamp stay at 0 V, but V_y differs from zero. In fact, V_y follows the second order nonlinearity of the MOS transistors.

Differential Balanced Integrator - Balanced and Linear




Balanced structure is immune to common-mode noise such as substrate coupling.

BALANCED OPAMP DESIGN STYLE




A Fully Balanced Folded-Cascode Opamp




MOSFET-C TOW-THOMAS BIQUAD

Signal Flow Graph & Active RC Tow-Thomas Biquad




SIGNAL FLOW GRAPH




TOW-THOMAS BIQUAD IMPLEMENTATION

MOSFET-C Equivalent of Tow-Thomas Biquad




HIGHLY LINEAR R-MOSFET-C FILTERS



Attributes: Lossless Integrator


- Voltage drop occurs primarily across resistor ==> small MOSFET V_{DS} ==> excellent linearity
- linearity to 90 dB
- generally low frequency applications (digital audio)

Lossy Integrator



- negative feedback improves linearity further
- loss of loop gain ==> reduced frequency of operation

PROGRAMMABLE ACTIVE RC FILTERS



- program capacitors, resistors or both to frequency tune filter
- excellent for high dynamic range applications
- excellent linearity (independent of matching to first order)
- programming achieved with digital counters and/or DSP ==> no tuning circuit feedthrough
- tuning resolution limited
- infinite hold time for tuning circuit
- switch parasitic capacitance and series resistance can alter frequency response
- bandwidth achievable slightly less than MOSFET-C filter approach

Maximizing Dynamic Range

- large capacitor \implies low R (or high Gm) \implies large power dissipation & difficult to drive impedances
- large capacitor \implies large chip area
- high signal swing \implies high vdd
- high signal swing \implies better linearization methods required
- high signal swing difficult with filter offsets
- high temperature \implies higher noise

ON-CHIP TUNING TECHNIQUES

Two Primary Items To Be Tuned

- Frequency scaling (i.e. time constant control)
- Q control (i.e. phase shift adjustment in critical feedback loops)
- For integrator: frequency scaling \implies unity-gain frequency control and Q-control \implies phase shift adjustment

Two Basic Approaches to Tuning

- Indirect tuning or "Master-slave" tuning
- Direct tuning for extremely accurate response (e.g. necessary for very high-Q filters)


MASTER-SLAVE FREQUENCY TUNING: Reference Resistor

Basic Idea


RC products of filter are accurately controlled by two steps:

1. At manufacture, trimming is performed at test time to remove the effect of capacitor errors due to processing. (This can be done by adjusting R or C)
2. In operation, a precision off-chip resistor serves as a reference that the internal resistors or G_m stages track with a feedback control loop.
3. Accuracy depends on matching of tuning circuit resistor to main filter (slave)


Reference Resistor Tuning Circuit



Circuit Stabilizes when $I_x=0$. V should be small to avoid transistor nonlinearities (Fully Differential Approach could be used to avoid the small V requirement)



Reference Switched-Capacitor Resistor Tuning Circuit



Viewanathan, Murtuza, Syed, Berry & Staszcel

COURSE CONCLUSION

- The following material was described:
 - Overview of applications for continuous-time filters
 - Fundamentals of popular continuous-time filter techniques
 - State-variable synthesis techniques
 - Gm-C, GM-OTA-C and MOSFET-C filters
 - Noise and dynamic range
 - On-chip tuning techniques
- The field of continuous-time filters is continually evolving
- Research directions focused on linearity improvement techniques and low power supply voltage operation
- Continuous-time filters are excellent in moderate dynamic range applications but need considerable improvement before usable in high Q high dynamic range applications.

PARTIAL REFERENCE LIST ON CONTINUOUS-TIME FILTERS

1. R. Alini, A. Baschiroto, and R. Castello, "Tunable BiCMOS Continuous-Time Filter for High-Frequency Applications," *IEEE Journal of Solid State Circuits*, Vol. 27, No. 12, pp. 1905-1915, Dec. 1992.
2. M. Banu, J. Khoury and Y. Tsvividis, "Fully Differential Operational Amplifiers with Accurate Output Balancing", *IEEE Journal of Solid-State Circuits*, Vol. SC-23, No. 6, Dec. 1988, pp. 1410-1414.
3. M. Banu and Y. Tsvividis, "Detailed analysis of nonidealities in MOS fully integrated active RC filter based on balanced networks," *Proceedings of the Institute of Elect. Eng.*, Vol. 131, Pt. G, No. 5, pp. 190-196, Oct. 1984.
4. M. Banu and Y. Tsvividis, "Fully integrated active RC filters in MOS technology," *IEEE Journal of Solid-State Circuits*, vol. SC-18, pp. 644-651, December 1983.
5. M. Banu, and Y. Tsvividis, "An Elliptic Continuous-Time CMOS Filter With On-Chip Automatic Tuning," *IEEE Journal of Solid-State Circuits*, Vol SC-20, No. 6, pp. 1114-1121, Dec. 1985.
6. K. Bult and G. Geelen, "A Fast-Settling CMOS Op Amp with 90 dB . DC-gain and 116 MHz Unity-Gain Frequency," *International Solid State Circuits Conference*, pp. 108-109, 1990.
7. D. Calder, "Audio Frequency Gyator Filters for an Integrated Paging Receiver," *IEE Conference, Mobile Radio Systems and Techniques*, No. 238, 1984.
8. C. Chiou, and R. Schaumann, "Design and Performance of a Fully Integrated Bipolar 10.7 MHz Analog Bandpass Filter," *IEEE Transactions on Circuits and Systems*, Vol. CAS-33, No. 2, pp. 116-124, Feb. 1986.
9. Z. Czarnul, "Modification of the Banu-Tsvividis Continuous-Time Integrator Structure," *IEEE Transactions on Circuits and Systems*, Vol. CAS-33, No. 7, pp.714-716, July 1986.
10. A. Durham, J. Hughes, and W. Redman-White, "Circuit Architectures for High Linearity Monolithic Continuous-Time Filtering," *IEEE Transactions on Circuits and Systems*, pp. 651-657, Sept. 1992.

11. A. Durham and W. Redman-White, "Integrated Continuous-Time Balanced Filters for 16-b DSP Interfaces," *IEEE Journal of Solid State Circuits*, Vol. 28, No. 7, pp. 835-839, July 1993.
12. M. Ghausi, and J. Kelly, "Introduction to Distributed- Parameter Networks; with applications to Integrated Circuits," Holt, Rinehardt and Winston, New York, 1968.
13. F. Gardner, "Phase-Lock Techniques," John Wiley and Sons, New York, 1966.
14. G. Gocal and C. Lindquist, "Analysis and Design of Tracking Filters," *IEEE Transactions on Circuits and Systems*, Vol. CAS-27, No. 1, pp. 45-50, Jan. 1980.
15. V. Gopinathan, Y. Tsvividis, K-S Tan, R. Hester, "Design Considerations for High-Frequency Continuous-Time Filters and Implementation of an Antialiasing Filter for Digital Video," *IEEE Journal of Solid State Circuits*, Vol. SC-25, no. 6, pp. 1368-1378, Dec. 1990.
16. G. Groenewald, "The Design of High Dynamic Range Continuous-time Integrable Filters," *IEEE Transactions on Circuits and Systems*, vol. 38, pp. 838-852, Aug. 1991.
17. M. Ismail, "A New MOSFET Capacitor Integrator," *IEEE Transactions on Circuits and Systems*, Vol. CAS-32, No.11, pp. 1194-1196, Nov. 1985.
18. Kaiser, "A Micropower CMOS Continuous-time Low-Pass Filter," *IEEE Journal of Solid-State Circuits*, June 1989, pp. 736-743.
19. H. Khorramabadi and P. R. Gray, "High-frequency CMOS continuous-time filters," *IEEE Journal of Solid-State Circuits*, Vol.- SC-19, No. 6, pp.939-948, Dec. 1984.
20. H. Khorramabadi, M. Tarsia and N. Woo, "Baseband Filters for IS-95 CDMA Receiver Applications Featuring Digital Automatic Frequency Tuning," *1996 International Solid State Circuits Conference*, pp. 172-173.
21. J. Khoury, "Design of a 15 MHz Continuous-time Filter with On-Chip Tuning", *IEEE Journal of Solid-State Circuits*, Vol. 26, No. 12, Dec. 1991, pp. 1988-1997.
22. J. Khoury, and Y. Tsvividis, "Synthesis of Arbitrary Rational Transfer Functions in S Using Uniform Distributed RC Active Circuits", *IEEE Transactions on Circuits and Systems*, Vol. CAS-37, No. 4, April 1990.

23. J. Khoury, and Y. Tsvividis, "Analysis and Compensation of High Frequency Effects in Integrated MOSFET-C Continuous-Time Filters", *IEEE Transactions on Circuits and Systems*, Vol. CAS-34, No. 8, Aug. 1987, pp. 862-875.
24. F. Krummenacher and N. Joehli, "A 4 MHz CMOS Continuous-time Filter with On-chip Automatic Tuning," *IEEE Journal of Solid-State Circuits*, vol. 23, no. 3, pp. 750-758, June 1988.
25. C. Laber and P. Gray, "A 20MHz 6th Order BiCMOS Parasitic Insensitive Continuous-time Filter and Second Order Equalizer Optimized for Disk-Drive Read Channels," *IEEE Journal of Solid State Circuits*, Vol. 28, pp. 462-470, April 1993.
26. P-H Lu, C-Y Wu and M-K Tsai, "Design Techniques for VHF/UHF High Q Bandpass Tunable Filters Using Simple CMOS Inverter-Based Transresistance Amplifiers," *IEEE Journal of Solid State Circuits*, Vol 31, No. 5, pp719-724, May 1996.
27. U-K Moon, and B-S Song, "Design of a Low-Distortion 22-kHz Fifth-Order Bessel Filter," *IEEE Journal of Solid State Circuits*, Vol. 28, No. 12, pp.1254-1264, Dec. 1993.
28. J. Moree, G. Groenewold, L. van den Broeke, "A Bipolar Integrated Continuous-Time Filter with Optimized Dynamic Range," *IEEE Journal of Solid State Circuits*, Vol. 28, No. 9, pp. 954-961, Sept 1993.
29. K. W. Moulding, J. R. Quartly, P. J. Rankin, R. S. Thompson, and G. A. Wilson, "Gyrator video filter IC with automatic tuning," *IEEE Journal of Solid State Circuits*, vol. SC-15, no. 6 pp. 963-968, December 1980.
30. A. Nedungadi and T. R. Viswanathan, "Design of Linear CMOS Transconductance Elements," *IEEE Transactions on Circuits and Systems*, vol. CAS31, pp. 891-894, Oct. 1984.
31. J. Pennock, "CMOS Triode Transconductor For Continuous-Time Active Integrated Filters," *IEE Electronics Letters*, Vol. 21, No. 18, pp. 817-818, Aug. 29, 1985.
32. K. R. Rao, V. Sethuraman, and P. K. Neelakantan, "A novel 'follow the master' filter," *Proc. IEEE*, 1977, vol. 65, pp. 1725-1726.
33. A. Sedra, and P. Brackett, "Filter Theory and Design: Active and Passive," Matrix Publishers, Inc., Beaverton, Oregon, 1978.

34. D. Senderowicz, D. Hodges, and P. Gray, "An NMOS Integrated Vector-Locked Loop," Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 1164-1167, May 1982.
35. R. Shariatdoust, K. Nagaraj, J. Khoury, S. Daubert and D. Fasn, "An Integrating Servo Demodulator for Hard Disk Drives," *IEEE 1993 Custom Integrated Circuits Conference*, pp. 10.6.1-10.6.5.
36. J. Silva-Martinez, M. Steyaert, and W. Sansen, "A 10.7-MHz 68-dB SNR CMOS Continuous-Time Filter with On-Chip Automatic Tuning," *IEEE Journal of Solid State Circuits*, Vol. 27, No. 12, pp. 1843-1853, Dec. 1992.
37. W. Snelgrove, and A. Sedra, "Synthesis and Analysis of State-Space Active Filters Using Intermediate Transfer Functions," *IEEE Transactions on Circuits and Systems*, Vol. CAS-33, No. 3, pp. 287-301, March 1986.
38. B. Stefanelli, and A. Kaiser, "A $2\mu - m$ CMOS Fifth-Order Low-Pass Continuous-Time Filter for Video-Frequency Applications," *IEEE Journal of Solid State Circuits*, Vol. 28, No. 7, pp. 713-718, July 1993.
39. B-S Song, and P. R. Gray, "Switched-Capacitor High-Q Bandpass Filters for IF Applications," *IEEE Journal of Solid State Circuits*, Vol. SC-21, No. 6, pp. 924-933, Dec. 1986.
40. K. S. Tan and P. R. Gray, "Fully integrated analog filters using bipolar FET technology," *IEEE, J. Solid-State Circuits*, vol. SC-13, no. 6, pp. 814-821, December 1978.
41. Y. Tsvividis and J. Voorman, "Integrated Continuous-Time Filters: Principles, Design and Applications," IEEE Press, New York, 1993.
42. Y. Tsvividis, M. Banu, and J. Khoury, "Continuous-Time MOSFET-C Filters in VLSI", *IEEE Journal of Solid State Circuits*, Vol. SC-21, No. 1, Feb. 1986, pp. 15-30 and *IEEE Transactions on Circuits and Systems*, Vol. CAS-33, No. 2, Feb. 1986, pp. 125-140.
43. Y. Tsvividis, Z. Czarnul and S.C. Fang, "MOS transconductors and integrators with high linearity," *Electronics Letters*, vol. 22, pp. 245-246, Feb. 27, 1986.
44. Y. Tsvividis, "Integrated Continuous-time Filter Design," *IEEE 1993 Custom Integrated Circuits Conference*, pp. 6.4.1- 6.4.7.

45. Y. Tsvividis, "Operation and Modeling of the MOS Transistor," McGraw Hill, New York, 1987.
46. Y. Tsvividis, "Self-tuned filters," *Electronics Letters*, vol. 17, no. 12, pp. 406-407, June 1981.
47. T.R. Viswanathan, S. Murtuza, V. Syed, J. Berry and M. Staszel, "Switched-Capacitor Frequency Control Loop," *IEEE Journal of Solid-State Circuits*, Vol. SC-17, No. 4, Aug. 1982, pp. 775-778.
48. J. Voorman, W. Bruls, and P. Barth, "Integration of Analog Filters in a Bipolar Process," *IEEE Journal of Solid-State Circuits*, Vol. SC-17, No. 4, pp. 713-722, Aug. 1982.
49. S. Willingham, K. Martin, and A. Ganesan, "A BiCMOS Low Distortion 8-MHz Low-Pass Filter," *IEEE Journal of Solid State Circuits*, Vol. 28, No. 12, pp.1234-1245, Dec. 1993.
50. O. Wing, "Ladder Network Analysis by Signal Flow Graph Application to Analog Computer Programming," *IRE Transactions on Circuit Theory*, Vol. CT-3, pp. 289-294, Dec. 1956.
51. C-Y Wu and H-S Hsui, "The Design of CMOS Continuous-Time VHF Current and Voltage Mode Lowpass Filters with Q-Enhancement," *IEEE Journal of Solid State Circuits*, Vol. 31, No. 5, pp. 614-624, May 1996.
52. F. Yang and C. Enz, "A Low Distortion BiCMOS Seventh-Order Bessel Filter Operating at 2.5V Supply," *IEEE Journal of Solid State Circuits*, Vol. 31, No. 3 pp.321-330, March 1996.
53. R. Zele, and D. Allstot, "Low-Power CMOS Continuous-Time Filters," *IEEE Journal of Solid State Circuits*, Vol. 31, No. 2, pp. 157-168, Feb. 1996.